

METHOD AND STRUCTURE FOR REDUCING GATE LEAKAGE ANDTHRESHOLD VOLTAGE FLUCTUATION IN MEMORY CELLSABSTRACT OF THE DISCLOSURE

5           A memory device has a memory cell including a plurality of active devices, which can be switched on by an applied threshold voltage. A power line is coupled to at least one storage node by one of the active devices. One other of the active devices couples a virtual ground to the  
10       storage node. Potentials of the power line and the virtual ground cause the plurality of active devices to be selectively operated in near subthreshold and/or superthreshold regimes in accordance with a mode of operation.

15